intel processor identification utility showing less

It also enables available memory bandwidth to scale with the number of processors added. Integrating the memory controller into the Intel® Processor silicon die improves memory access latency. The Integrated Memory Controller is a key feature in Intel® QuickPath Architecture.

It's measured in billions of transfers per second. Gigatransfers per second (GT/s) refers to the effective rate of data transfers on the Intel® QuickPath Interconnect. It should be the speed marked on the processor packaging. The expected frequency is the intended running frequency of the processor and the system bus. The Execute Disable Bit capability is a processor feature that can help prevent buffer overflow attacks.

The Enhanced Halt State processor feature is designed to improve acoustics by lowering the power requirements of the processor.

The Chipset ID field is used to provide information related to the Intel® Upgrade Service. The CPUID Data section of the utility reports the total number of cache blocks available in the processor package. The Frequency Test section of the utility reports the cache size that the tested processor core has access to, for the highest-level cache in the processor. In processors with multiple cores, the cache blocks may be separate for each core (2 x 1MB) or shared across cores (2 MB). Cache information reported by the utility may include level 3, level 2, and level 1 data and instruction cache sizes It depends on what types of cache are present and enabled in the processor. Intel® Processor Frequency ID Utility Common TermsĬlick or the question for details: Cache informationĬache is very high-speed memory that stores frequently used instructions and data. Intel Customer Service Agents no longer respond to telephone, chat, community support forum, or email inquiries for this product.

The Intel® Processor Frequency ID Utility has been discontinued.

Intel processor identification utility showing less